FEDEVEL
Platform forum

Marosh , 10-16-2024, 08:08 AM

I have a problem in altium designer with multiple names when it comes to harness connectors. I want to connect USB_H harness from USB_micro_b to MCU in my top sheet of the hierarchical design. It works fine when doing it directly by harness wire but it results in messy design. So I wanted to use net labels in order to have cleaner design but it gives me this error. Also tried to use ports for this but it gives duplicate port error.
Does anybody know how to solve this issue?

QDrives , 10-16-2024, 09:00 PM

What have you selected in the netlist options? Project / Project options / Options.
I do not know if the one I selected here also causes problems. I do know that I do not want "Allow ports to name nets" **and** "Higher level names take priority" as that is when problems happen.

Marosh , 10-17-2024, 08:14 AM

Sorry for not mentioning this in my first post. I have nothing selected, and it is the same with only higher level selected. When choosing just allow sheet entries to name nets.. the warning stays and it raises additional ones.

QDrives , 10-17-2024, 08:39 PM

What if you rename the net to USB_H.D_N where you just have D_N?

Marosh , 10-18-2024, 04:40 PM

Do you mean the harness entry? If yes, it unfortunately doesnt work:/

Marosh , 10-18-2024, 04:47 PM

Looking into docs I have found this image:

Marosh , 10-18-2024, 04:47 PM

QDrives , 10-21-2024, 08:21 PM

No, I mean the net name. And yes, that image looks like it. However, that image does not show a sheet symbol.
The hint is in the red highlighted text in your first image.

Marosh , 10-26-2024, 08:26 PM

I have found the way it can work.. the trick is to use the net name of harness wire (ADC_H) for naming the other nets which are inside the harness... like ADC_H.ADC_I for example... also the connector cannot be placed in top level sheet since it raises multiple names warning in that case...

QDrives , 10-26-2024, 08:34 PM

Yes, Altium is a bit terrible in this part...