FEDEVEL
Platform forum

, 07-10-2024, 11:44 AM

Hello guys.This is my second pcb design of a MPU6050 sensorboard.Its consists of 4layers

Layer 1 :Signal
Layer2:Power
Layer 3:GND
Layer 4:Signal
.Any tips on routing is greatly appreciated..#gettingstarted

Mini , 07-10-2024, 01:40 PM

It could be done with 2 layers, would be cheaper although 4 layers is quite cheap as well. Aliexpress has endless MPU6050 based dev boards. I would use Signal-GND-GND-Signal and route power if there is not much room constraints. It's hard to see pictures. Can you add PDF perhaps? Anyway there is not much that can go wrong and if you google a bit you can find endless schematics about it.

Mini , 07-10-2024, 01:41 PM

I would buy just MPU6050 dev board if you need it, no point really spending time with it.

, 07-10-2024, 02:23 PM

Thank you so much for this.Also how do i remove the dead copper near the traces in layer 1.Routimg for me its a bit challenging

Mini , 07-10-2024, 02:55 PM

Google how to remove dead copper in KiCad. I have not used KiCad so can't help. Pretty sure google is full of ways how to do it.

Arkev , 07-11-2024, 04:26 PM

Any reason for not having the mounting holes connected to GND?
Also adding fiducial markers is a good habit - even though clearly not necessary yet

I haven't looked into details, but having the capacitors as close as possible to your ICs is good practice. Resistors are generally less important

User , 07-11-2024, 04:31 PM

Any reason to connect them to gnd? I am curious

Arkev , 07-11-2024, 04:35 PM

Complex subject from what I've read haha, just giving you food for thought
You should look it up it's interesting

QDrives , 07-11-2024, 08:17 PM

Connecting your housing to Gnd to to reduce EMC.
There is no need to add additional vias if the mounting holes are not connected. And if you do place them, have them outside the mechanical stress area (screw head size).

QDrives , 07-11-2024, 08:19 PM

Place a capacitor close to J2. This will reduce EMC and improves ESD handling.